A synchrony front-end using phase-locked-loop techniques
نویسندگان
چکیده
We propose a new front-end that reflects some aspects of auditory nerve response. Namely, the pattern of synchrony responses observed over auditory nerve fibers associated with F0, F1 and F2 of voiced sounds. The main goal is to get a set of features, which represents those frequency trajectories. These features should be less sensitive to adverse environmental conditions than mel-cepstrum or Fourier based front-ends. The core of the system is a computational implementation of the well-known electronic device phase locked loop (PLL). Outputs of a PLL bank interpolated and conveniently resampled define our front-end coefficients. Performance of the system was assessed in a vowels recognition task using a common HMM back-end, and compared with the performance of a mel-frequency cepstral coefficients (MFCC) front-end.
منابع مشابه
Dual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملA 13.56 MHz Radio Frequency Identification Transponder Analog Front End Using a Dynamically Enabled Digital Phase Locked Loop
متن کامل
Source Separation of Phase-Locked Subspaces
We present a two-stage algorithm to perform blind source separation of sources organized in subspaces, where sources in different subspaces have zero phase synchrony and sources in the same subspace have full phase synchrony. Typical techniques such as ICA algorithms are not adequate for such signals, because phase-locked signals are not independent. We demonstrate the usefulness of this algori...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملDesign and Analysis of Low Power Phase Locked Loop Based Frequency Synthesizer using Cadence Tool
The CMOS PLL based Frequency Synthesizer is a vital role in Receiver front end Sub component. The main objective of this paper is to design a high frequency of oscillation, less phase noise and power efficient PLL. In general, the PLL contains PFD, Loop Filter, VCO and Frequency Divider. The VCO is a critical component in Phase Locked Loop for low power CMOS designs. Here the Source Coupled VCO...
متن کامل